

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/008,872	11/08/2001	John Lin	BP 1907	5330
7	590 07/25/2005		EXAM	INER
James A. Harrison DOAN, DUC				DUC T
P.O Box 67000 Dallas, TX 7:			ART UNIT PAPER NUMBER	
2 , 111 /			2188	
			DATE MAILED: 07/25/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

7)	Application	on No	Applicant(a)				
A				Applicant(s)				
	Office Action Summary	10/008,87		LIN ET AL.				
	Office Action Summary	Examiner		Art Unit				
	Th. MAN 100 DATE (1)	Duc T. Do		2188				
	The MAILING DATE of this communic Period for Reply	cation appears on the	e cover sheet with the	correspondence address				
	A SHORTENED STATUTORY PERIOD FO THE MAILING DATE OF THIS COMMUNION - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this communication of the provision of the provisio	CATION. of 37 CFR 1.136(a). In no eviunication. o) days, a reply within the stat tutory period will apply and w will, by statute, cause the app	ent, however, may a reply be ti utory minimum of thirty (30) da ill expire SIX (6) MONTHS fror lication to become ABANDON	imely filed lys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).				
	Status							
	1) Responsive to communication(s) filed	d on <u>09 June 2005</u> .						
2a)⊠ This action is FINAL . 2b)☐ This action is non-final.								
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
	Disposition of Claims							
	4)⊠ Claim(s) <u>1-22</u> is/are pending in the a	pplication.	,					
	4a) Of the above claim(s) is/ar	e withdrawn from co	nsideration.					
	5) Claim(s) is/are allowed.	·						
	6)⊠ Claim(s) <u>1-22</u> is/are rejected.							
	7) Claim(s) is/are objected to.	-						
	8) Claim(s) are subject to restrict	tion and/or election r	equirement.					
	Application Papers							
	9)☐ The specification is objected to by the	e Examiner.			•			
	10) The drawing(s) filed on is/are:	a) accepted or b)	objected to by the	Examiner.				
	Applicant may not request that any objec	- · ·	· ·	` '				
ľ	Replacement drawing sheet(s) including	•						
	11) The oath or declaration is objected to	by the Examiner. No	ote the attached Office	e Action or form PTO-152.				
	Priority under 35 U.S.C. § 119							
	12) Acknowledgment is made of a claim f	for foreign priority un	der 35 U.S.C. § 119(a	a)-(d) or (f).				
	a) All b) Some * c) None of:							
	1. Certified copies of the priority of							
1	2. Certified copies of the priority of							
1	 Copies of the certified copies of the certif			ed in this National Stage				
	* See the attached detailed Office action		ed					
	111 111 1111 11111111111111111111111111		555100 1100 100014	 -				
	Attachment(s)				\			
	1) Notice of References Cited (PTO-892)		4) Interview Summar	y (PTO-413)				
	2) Notice of Draftsperson's Patent Drawing Review (PT		Paper No(s)/Mail D	Date Patent Application (PTO-152)				
	Information Disclosure Statement(s) (PTO-1449 or F Paper No(s)/Mail Date	F10/2B/08)	6) Other:	r atent Application (FTO-132)				
	J.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)	Office Action Summa	ry P	art of Paper No./Mail Date 20050719				

DETAIL ACTION

Status of Claims

Response to Amendment

Claims 1-22 have been presented for examination in this application. In response to the last Office Action, claims 5-6 have been amended. As a result, claims 1-22 are now pending in this application.

Claims 1-22 rejected.

All rejections and objections not explicitly repeated below are withdrawn.

Applicant's arguments filed 6/9/2005 have been fully considered have been fully considered but they are not persuasive. Therefore, the rejections made in the previous office action are maintained, and restated below, with changes as needed to address the amendments.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2188

Claims 1-12, 16-19 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Auckland et al (US Pub 2002/0183013) and in view of Loyer (US 4652874).

As for claim 1, Auckland describes a wireless transceiver device, comprising: modulation circuitry for modulating and demodulating signals that are transmitted over the airwaves (Fig 1: #100): frequency conversion circuitry for up converting and down converting between radio frequency signals and baseband frequency signals (Fig 1: #100); digital-to-analog conversion circuitry for converting from analog to digital and from digital to analog (Fig 1: #100) [The RF/IF section 104 includes a receive module 110, a transmit module 112 and a frequency synthesizer 114. The receive module 110 generally includes a low noise amplifier (LNA). frequency downconversion, filtering, demodulation, analog to analog to digital conversion, etc., as indicated in FIG. 1. The transmit module 112 generally includes a frequency upconversion, filter, digital to analog conversion and modulation as indicated in FIG. 1; Auckland's paragraph 4, lines 1-8]; a radio controller (Fig 1: #100) [The radio 100 includes a digital or baseband section 102, a radio frequency-to-intermediate frequency (RF/IF) section 104 and a radio frequency (RF) section 106; Auckland's paragraph 2, lines 1-2]; and baseband processing circuitry (Fig 1: #108 DSP). Auckland does not describe the memory structure for storing addresses for accessing data blocks. However, Loyer describes a frame descriptor queue that functioning as a first in, first out memory structure (Fig 6: queue FD lists) capable of storing the addresses associated with data to be transferred (Fig 6: data buffer) [a pointer to the associated BD, and a pointer to the next element on FD queue; Loyer's column 9, lines 33-34]. It would have been obvious to one of ordinary skill in the art at the time of invention to include memory

Art Unit: 2188

structures as suggested by Loyer in Auckland's system to dynamically allocate buffers to appropriate queue (Loyer's column 10, lines 6-7).

As for claims 2-4 and 8-10 correspondingly, the rejection in claim 1 is incorporated herein. The claims recite the wireless transceiver of claim 1 further including a plurality of command blocks (Fig 6: queue FD lists) formed within a memory structure, which command blocks include addresses of data blocks stored within random access memory [a pointer to the associated BD, and a pointer to the next element on FD queue; Loyer's column 9, lines 33-34]; wherein the first in, first out memory structure includes pointers (Fig 6: pointers to TBC 10) that define addresses of the command blocks [Initialization Table--used by the host to pass initialization parameters and pointers to TBC 10; Loyer's column 9, lines 8-9]; further forming a memory portion for storing an indicator for indicating whether a command block is in use [Also, TBC 10 maintains status indicators and command response information within this table; Loyer's column 9, lines 9-10].

As for claim 5, Auckland describes the wireless transceiver of claim 1 wherein the modulation circuitry includes Gaussian Phase Shift Keying modulation and demodulation circuitry [The radio may support any type of carrier modulation such as frequency modulation (FM), gaussian phase shift keying (GPSK), gaussian mean shift keying (GMSK), quadraduture amplitude modulation (QAM) or other scheme now know or later developed; Auckland's paragraph 147, lines 2-4].

As for claim 6, the claim recites the wireless transceiver of claim 1 wherein the frequency conversion circuitry converts directly between radio frequency and baseband. Auckland

Art Unit: 2188

describes an ACU capable of tuning to operate at different frequencies (Auckland's paragraph 76, lines 10-12); Frequency information come from baseband processor (Fig 6, DSP #614) [The ACU 606 receives frequency, timing, and possibly other control signals at an input 628 from the synthesizer 612, or from the controller 614 as indicated by the dashed line in the drawing figure].

As for claims 7 and 17, they are rejected based on the same rational as in claim 1.

As for claims 11 and 12, the claims recite the method of claim 10 wherein an address for a data block is only stored in a command block if an indicator reflects that the command block does not contain the address of a data block that has yet to be successfully transmitted; including the step of evaluating a command block address stored within a FIFO pointer; including the step of resetting the indicator signal if the transmission was successful. Loyer teaches frame descriptors (with associated data blocks) being removed when frames are sent out [For transmission the host processor adds frame descriptors (messages) to a transmit queue and TBC 10 removes them as they are sent out; Loyer's column 9, lines 32-331.

As for claim 16, it is rejected based on the same reason as in claim 11.

As for claim 18, it is rejected based on the same rational as in claim 2.

As for claim 19, it is rejected based on the same rational as in claim 4.

As for claim 22, Auckland describes the memory structure of claim 17 wherein the first in, first out memory structure defines a plurality of first in, first out memory blocks (Fig 6: Frame descriptor blocks) wherein each first in, first out memory relates to data blocks (Fig 6: Frame Buffers) that are to be transmitted to a particular device (destination address; Auckland's column 9, lines 30-33).

Art Unit: 2188

Claims 13-15,20-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Auckland et al (US Pub 2002/0183013) as applied to claims 13,17 respectively, and in view of Loyer (US 4652874) and further in view of Firoozmand (US 5136582).

As for claims 13-15, the claims recite the method of claim 12 further including examining the contents of the command block specified by the pointer to determine a data block address; including the step of evaluating at least the first memory location of the data block (Firoozmand's Fig 13: Frm 1 length) whose address is specified in the command block to determine the size of the data block; including the step of retrieving an amount of data corresponding to the size data block specified in claim 14 and transmitting that data to a radio modem for transmission over a wireless airwaves. Auckland and Loyer do not describe the claim's detail description on size of the data block. However, Firoozmand describes the length field located at first memory location (Firoozmand's Fig 13: Frm 1 length, bits 0 to 15). It would have been obvious to one of ordinary skill in the art at the time of invention to include length field as suggested by Firoozmand in Auckland's system to quickly calculate the length of data block when packet is being received [Establishing locations of receive buffers is more complex. Whereas the length of transmit packets is common and known and their locations in memory also are known, receive packets can be variable in length and locations must be defined dynamically as receive packets arrive from the network; Firoozmand's column 15, lines 34-38].

As for claims 20 and 21, Firoozmand describes the memory portions for storing the indicators are each one bit in length (Firoozmand's Fig 20: long word 1 LW1) [Buffer status bits include an OWN bit that is set by the host processor to signify that this entry is a valid entry for

Art Unit: 2188

the DMA controller 124 to use, and that the DMA controller "owns" the descriptor; Firoozmand's column 13, lines 60-62]; wherein the memory portions for storing the command blocks are each four bytes in length (Firoozmand's Fig 20: long word 2 LW2).

Response to Arguments

Applicant's arguments filed 6/9/2005 have been fully considered but they are not persuasive. Examiner respectfully traverses Applicant's arguments for the following reasons:

As to the remarks concerning the claims 1,7 and 17 in page 8, Aukland teaches features of the wireless transceiver device as described in claim 1, such as frequency conversion circuitry, digital-to-analog conversion circuitry, a radio controller, and a baseband processing circuit. Aukland does not describe the memory structure's detail of the claim. However Loyer clearly describes a memory structure comprises of a frame descriptor queue that functioning as the claims's first in first out memory data structure for storing addresses for accessing data block (Loyer's Fig 6, queue FD list points to FD which is a link list of data buffer which corresponding to the claims's data block; Loyer's column 9, lines 30-40). Loyer clearly describes the functions of the frame descriptors and buffer descriptors in a RAM based structure (Loyer's column 9. lines 5-22) to store addresses for accessing data block (Loyer's column 9, lines 15-19, lines 60-64). Loyer describes, "the buffer management structure is powerful and flexible. The frame descriptors can be generated independently of the message content and link the frame descriptor to the buffer descriptor list without altering the buffer descriptor. This scheme also makes very efficiently use of memory space"; Loyer's column 10, lines 3-10. Examiner notices an equivalent description of such a memory structure is found in the specification page 22, lines 3-12.

Art Unit: 2188

As for the remark on page 9, lines 1-3 "Loyer ... teaches away from a first in first out memory structure for storing addresses for accessing data blocks". Examiner respectfully disagrees. As discussed in above paragraph, the frame descriptors are stored in a queue. Because of the queue structure, they will be executed in the FIFO first in first out order.

As to the remark on page 9 that there is no motivation to apply the memory structure taught by Loyer, Examiner respectfully disagrees. As discuss in the above paragraph, Loyer describe the flexibility and independent of the frame descriptors and the message content. Loyer clearly describes the quick and efficiently way of linking the frame descriptor to allocated buffers without altering the allocated buffers (Loyer's column 10, lines 3-10). Because of the above flexibility, the frame descriptors can be further grouped into appropriated queue (Loyer's column 10, lines 6-7).

As to the remark on page 10, "Applicant respectfully submit that the Final Office Action." Examiner respectfully disagree, Since the last Office Action is a non-final action.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Applicant's amendment filed 8/18/03 necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

When responding to the office action, Applicant is advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Duc T. Doan whose telephone number is 571-272-4171. The examiner can normally be reached on M-F 8:00 AM 05:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571-272-4210. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2188

Page 10

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Kevin L. Ellis Primary Examiner

Man. 2 301